next up previous contents
Next: Implementation Up: Design phase Previous: Design phase

Our LFSR Hardware Design

It is surprisingly simple to translate Equation 1 and 2 into digital hardware using shift registers and a few gates. Please see the attached schematics for the details of our implementation, including a proposed scheme to keep the clock of the receiving register in sync with the transmitter.